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Abstract— This paper presents a process qualification and 
characterization strategy that can extend the foundry process 
reliability potential to meet specific automotive mission profile 
requirements. In this case study, data and analyses are provided 
that lead to sufficient confidence for pushing the allowed mission 
profile envelope of a process towards more aggressive 
(automotive) applications. 
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I.  INTRODUCTION  
A number of semiconductor companies are moving towards 
asset-light company configurations that retain a strong portfolio 
in specialty processes and utilize external foundries for the 
generic advanced CMOS processes [1,2]. Foundry processes 
are generally qualified according to standard conditions. For 
these processes, there is a gap between what a foundry 
demonstrates at process qualification and what is for instance 
required for automotive mission profiles (e.g. extended lifetime 
temperature range). There are also additional requirements for 
validation of robustness, proof of low ppm customer return 
capability, and wider test temperature ranges. Another 
complication is that Automotive Business typically utilizes 
mature technology nodes, while the foundry development team 
has already started focusing on newer generations. 
To bridge this gap, a qualification strategy, utilizing 
dedicated test-chips, was developed and exploited for released 
65nm and 90nm technology nodes. In this paper, the approach 
to proof process capability and to enable product capability is 
explained, and results are shown. 
II. QUALIFICATION SET-UP 
This automotive robustness validation addresses two 
requirements: first to show process capability to cover the 
automotive mission profile envelope and lifetime requirements, 
and second to provide the means to actually reach that goal on 
products in production. Therefore, in addition to the normal 
product qualification tests originally performed by the foundry 
at process release, extended qualification tests were performed 
on internal validation chips. This qualification setup includes 
the following features: test chip contents, characterization 
condition ranges, extended reliability stress conditions (time, 
temperature, and voltage), and process corner conditions. 
The validation chips contain all relevant IP-blocks, such as 
standard logic, SRAM, ROM, and ring oscillators (ringos). A 
complete electrical characterization is executed before and after 
life tests, covering functional tests, Iddq, and speed searches, 
over the extended voltage range from 0.75*Vdd to 1.15*Vdd, 
in addition to Vddmin and data retention (DRET) searches on 
all relevant IPs. Read-points are performed at –40C, 25C, and 
+125C (3T testing). The aggressive mission profile with longer 
use time at higher temperatures requires longer equivalent high 
temperature operating life (HTOL) stress time, e.g. 3000 hours 
instead of 1000 hours. It is a good practice to qualify 
automotive products beyond the mission profile to prove 
sufficient lifetime margin (a step towards robustness validation 
[3,4]). Therefore, the HTOL was extended to 4000 hours, using 
140 dies with a dynamic stress, with an active clock  (HTOL), 
and 60 devices with a static stress, not clocked, to mimic stand-
by conditions (SHTOL). Additionally, accelerated HTOL 
stresses, using voltage, (AHTOL), with 40 dies, or temperature 
(150HTOL), with 20 dies, were performed to validate the 
foundry’s qualification for intrinsic effects. Before starting the 
HTOL, a split was made in voltage stress conditions to 
establish a safe voltage stress condition. Furthermore, samples 
from a process corner lot were used (Typical, Slow, Fast, 130, 
65, 65 dies respectively). The resulting set-up is summarized in 
Table 1. 
TABLE I.  SUMMARY OF THE DOE SETUP ON V-SCREEN AND HTOL 
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The data analyses consists of (1) a “normal” pass/fail 
check, (2) an intrinsic parametric shift study, and (3) a 
parametric outlier check, by means of a regression analysis 
between t=0 and end-read-point, with a 4 sigma limit on the 
residuals. The intrinsic shift analysis links observed product 
parameter shift to Wafer Level Reliability (WLR) results and 
models [5], such that process robustness can be validated, 
process capability proven and lifetime guard bands obtained 
[2,6]. From the detailed outlier detection analysis, on the data 
after lifetime, additional tests and settings for specific screens 
are derived, thus enabling low ppm failure rate for products. 
III. PROVING PROCESS CAPABILITY 
For investigating the process capability, key product 
properties (speed on ringos, Taa (address access time), and gate 
delay, Iddq, Vddmin, and DRET) were studied over the entire 
temperature range on process corners at t=0, and over the 
lifetime for different HTOL conditions. 
Robustness validation dictates within-spec-behavior over 
the entire process window and mission profile. Thus all IP and 
all process shifts have to be assessed on corner silicon. 
Differences in shifts between corners have indeed been 
observed. Slow corner products, measured at low temperature, 
give the highest degradation for speed over lifetime. But even 
at t=0, the conclusions of a corner validation can be far 
reaching. For instance, a proprietary SRAM bit-cell layout, 
approved by the foundry, was found to be too sensitive to the 
process lithography variation in the default slow corner. The 
specific usage requirements for the bit-cell, necessitated 
slightly modified poly dimensions inside the cell. In 
combination with the foundries’ standard SRAM cell OPC 
(Optical Proximity Correction), the applied slow corner 
lithography settings, and the process variation, this caused a 
low level of poly-poly shorts as shown in Fig. 1. Together with 
the foundry a new slow corner setting was defined which was 
more representative of the actual process variation.  An 
additional FEM (Focus Energy Matrix) wafer was processed to 
prove sufficient process window around this new setting. Since 
this was observed in an early stage, during IP qualification, it 
will support defining litho process settings for products 
requiring a non-standard process target. 
 
 
 
 
 
 
 
 
 
Figure 1.   Random poly-poly short in SRAM array 
Extensive shift analyses over lifetime have been performed 
to understand the different acceleration conditions of the HTOL 
stress. Those analyses help understand acceleration condition 
effects on lifetime behavior. With this understanding, HTOL 
conditions can be defined to fit the product mission profiles 
while avoiding extremely long HTOL experiments. The 
extensive shift analyses also deliver safe guard band settings 
for production tests to ensure low ppm levels in the field. 
Figure 2.  SRAM Vddmin shift for different HTOL conditions 
Figure 3.   % Lifetime shift of a NOR ringo vs time; arrows indicate general 
direction, solid vertical arrows: acceleration in shift, dashed horizontal arrows: 
acceleration in time 
The impact of voltage and temperature acceleration has 
been investigated for various parameters (speed, leakage, 
Vddmin, DRET). At the end read point, voltage accelerated 
HTOL has degraded all parameters about twice as fast as 
standard HTOL. For temperature accelerated HTOL this 
degradation was 10 to 20% higher than for standard HTOL. 
This is shown in Fig. 2 for the Vddmin shift of the SRAM at 
room temperature. A similar shift behavior, a factor 2 
difference between voltage acceleration and normal HTOL, 
and 10 to 20% between temperature acceleration and normal 
HTOL, is seen for the decrease in ringo frequency over 
lifetime, see Fig. 3, solid vertical arrows.  
The performance shift has to be assessed over time in order 
to determine the acceleration factor, see the dashed horizontal 
arrows in Fig. 3. This performance shift was assessed using 
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different ringos: an inverter (representative of clock circuits), a 
NOR (PMOST limited), a NAND (NMOST limited) and a 
complex Boolean cell (representing multi-stage cells). All 
ringos show a decrease in frequency over lifetime for all DOE 
conditions: HTOL conditions, process corners, read-point 
temperatures, and core voltages. It is expected that NBTI will 
be the dominating reliability risk for low frequency, up to a few 
hundred MHz, digital circuits. From the data this is supported 
by the fact that the highest relative shift was found for NOR 
ringos, as NOR ringos are the most sensitive to NBTI. Table 2 
shows an overview of acceleration factors for 65nm and 90nm 
technologies for different intrinsic reliability mechanisms. 
TABLE II.  OVERVIEW OF VOLTAGE AND TEMPERATURE ACCELERATION 
FACTORS FOR 65NM AND 90NM TECHNOLOGIES 
TDDB and HCI typically have very high voltage 
acceleration factors but here will have a negligible impact on 
parameter shift, within the measurement accuracy. The reason 
is that for TDDB, the stressed voltage is far below the 
breakdown voltage, even for the voltage accelerated HTOL 
setting. For HCI, the worst-case condition is present only 
during a very small fraction of the time, due to the relatively 
low frequency of the ringos (which are in line with the typical 
product speeds).   
The experimental ringo data, see for example Fig. 3, was 
used to estimate the acceleration to provide supporting data for 
our automotive release. The data was fitted using a power law 
[6] or logarithmically, subsequently the acceleration was 
calculated over a range of shift (along the y-axis of Fig. 3). A 
temperature acceleration factor of approximately 3 to 4 was 
found to match all the data fairly well. The voltage acceleration 
factor ranged between 10 and 5000, due to the noise of the 
measurements and the fits, with a mean between 50 and 60.  
This is approximately the acceleration factor of NBTI, as found 
from Wafer Level Reliability measurements. 
The measurement data support NBTI to be the dominating 
aging mechanism, i.e. the NOR ringo shifts most, and the 
subsequent acceleration calculation support the WLR 
acceleration factor for NBTI as provided by the Foundry. 
Therefore these WLR factors can be safely used to determine 
proper HTOL and Burn-In settings. Use of these factors allow 
long mission profile times to be covered with acceptable time-
to-market HTOL durations. Also for Burn-In, trading time with 
voltage acceleration, based on these factors, allows to better 
balance Burn-In effectiveness against consuming product 
lifetime margin. Furthermore, these computed intrinsic 
acceleration factors are higher than the foundry qualification 
and monitoring acceleration factors which are based on 
extrinsic defects, showing the foundry’s conservative attitude 
towards product reliability. Consequently, the foundry’s 
monitoring covers longer lifetimes with respect to intrinsic 
defects than is used in their calculations. 
Figure 4.   % Lifetime shift of an inverter ringo for HTOL, voltage and 
temperature accelerated HTOL conditions; silicon (closed symbols) compared 
to simulation (open symbols) 
An important goal of the intrinsic shift analysis over HTOL 
is to set product parameter guard bands for t=0 hour test to 
safeguard low ppm over lifetime. The different acceleration 
factors (V, T) complicate a direct translation of observed shifts 
to guard bands. If such direct application of the HTOL shifts 
results in only a relatively small yield loss, these can be used 
“as-is”. A better approach is to apply reliability models to 
recalculate the HTOL accelerated shifts into realistic product 
use cases [7]. Once validated, such model is a valuable tool for 
analogue IP development. For this study, the different HTOL 
acceleration conditions were simulated for the ringos using 
Presto [8] (an in-house reliability simulator). Only NBTI 
degradation, as modeled directly from the WLR data of the 
process release, was taken into account. Fig. 4 shows 
experimental and simulation results comparing the different 
HTOL conditions (HTOL, voltage and temperature accelerated 
HTOL). Although the curvatures of the lines do not align, 
which could be attributed to the absence of a complete NBTI 
model including recovery and the accuracy of the 
measurements for very small shifts (at 48 and 168 hours), the 
difference between voltage and temperature acceleration 
compared to normal conditions is well predicted by simulation. 
For these dynamic conditions, models based on WLR data, 
measured in a conventional way, thus based on data where the 
NBTI is partly recovered, can be used. For the static condition 
there is no recovery during HTOL (only some recovery during 
the read-points). Therefore, the models to simulate static 
behavior should be based on WLR data that captures both the 
permanent and the recoverable damage, as in “on-the-fly” 
WLR measurements. Fig. 5 shows that when conventional 
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measurements are taken to model dynamic behavior, and “on-
the-fly” measurements are taken to model static behavior, the 
trend of the simulation lines fits indeed the trend of the 
experimental data. Cooperation with the Foundry is ongoing to 
obtain better NBTI models, including recovery, and HCI 
models, but in essence it is shown that the lifetime shifts can be 
extrapolated to use conditions, using the simulation results, and 
can thus be used for speed reliability guard band settings. 
Figure 5.  Trend in shift of a NAND ringo for dynamic and static lifetime 
behaviour; silicon (closed symbols) compared to simulation (open symbols) 
Figure 6.  % Lifetime shift of a NOR ringo vs % lifetime shift of the Gate-
delay test, at different Vdd 
The speed degradation over lifetime on ringos is found 
consistent with the increase in memory Taa (address access 
time) and gate delay on on-board DSP cores. Fig. 6 plots the 
shift of a NOR ringo versus the gate-delay measurement shift, 
at different Vdd points. This validates the use of ringos for 
speed degradation assessment. Such strong correlation 
confirms the suitability of ringos to evaluate product speed. 
Therefore system integrity self test (SIST) modules, containing 
ringos, are placed within products [9], and used in all advanced 
technology nodes. 
For understanding the shifts of the SRAM Vddmin over 
lifetime, one should take into account that the SRAM Vddmin 
behavior is determined by two underlying mechanisms: a read 
limited and a write limited Vddmin. Literature [5] and 
simulations predict that these two mechanisms behave 
differently over lifetime: the write limitation improves over 
lifetime, while read limitation degrades over lifetime. Our own 
tests, where the write and read limited contributions were 
explicitly separated from the overall SRAM Vddmin, show that 
there is a difference in temperature behavior.  The SRAM is 
write-limited at –40C and 25C, whereas it is read limited at 
125C. Note that this crossover temperature between write and 
read limited Vddmin behavior depends on process corner and 
SRAM compiler. Fig. 7 shows the resulting lifetime behavior 
on silicon at –40C and 125C. This confirms the importance to 
separate the read limited and write limited tests and to apply 3T 
testing in order to fully understand the SRAM behavior at 
process qualification. This understanding, combined with the 
separation of the tests, is a necessity for future product test 
optimization. 
Figure 7.   Vddmin shift of the SRAM read-points at –40C (open) compared 
to read-points at 125C (closed) 
The extended test-chip-based analysis demonstrates an 
intrinsic process capability to cover automotive mission 
profiles, provided that products are produced with strict guard 
bands and with attention paid to temperature dependent 
properties. The only process related impact was that a new 
slow corner setting had to be defined for the 65nm node. 
IV. ENABLING PRODUCT CAPABILITY 
To ensure the capability to reach the automotive quality at 
product level two steps were taken. The known Voltage screen 
(V-screen) was explored and to investigate the need for 
additional screens, all parametric outliers from the qualification 
were studied. 
Automotive applications require effective screens at wafer 
level to achieve single digit ppm levels. V-screen has been 
proven to be effective [10] in reducing ppm levels at the 65nm, 
90nm and earlier nodes. However, the applied stress voltage 
determines the ability to screen out latent defects. The foundry 
conservatively advises a 1.4*Vdd V-screen setting where a 
higher setting is preferred to achieve low ppm levels for 
automotive products. The foundry WLR results and models 
give the maximum voltage stressing for 1sec at 25C, to 
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 consume less than 1% of the lifetime, to be 2.2*Vdd, due to 
HCI for dynamic or TDDB for static V-stress. A practical safe 
V-stress setting is between 1.4*Vdd and 2.2*Vdd . This higher 
V-stress setting needs to be validated for safety, its effect on 
lifetime evaluated for hard fails and parametric drifts. Our 
study applied both 1.7*Vdd and 2.0*Vdd V-stress settings. The 
study showed, as expected, no stress induced functional fails or 
significant parametric shifts after full lifetime stress according 
to the automotive mission profile. Data shows that a dynamic 
V-screen setting of 1.7*Vdd for 1000ms is safe for digital 
circuitries within this mission profile. 
Figure 8.  Tailing on the vddmin of an SRAM. The tail shifts to higher 
Vddmin while the bulk shifts to lower Vddmin 
During the 65nm node extended mission profile 
qualification, the SRAM Vddmin test was found to be the only 
test that showed extrinsic shift behavior over lifetime. Fig. 8 
shows that these outliers already appeared at t=0 hours in the 
tail of the Vddmin distribution. These Vddmin outliers shift 
over lifetime to higher Vddmin, while at this temperature all 
other samples shift towards lower Vddmin. This result shows 
the need of a large sample size and a parametric shift analysis 
in addition to pass/fail information for lifetime evaluation. The 
Vddmin outliers, potential reliability fails, emphasize the 
importance of guard band settings, so that these are screened 
out at t=0 hours. 
Figure 9.  Correlation between the LNM test and the Vddmin tests 
All our qualification test programs (for IP qualification, 
extended mission profile qualification and process 
qualification) include an extensive SRAM Vddmin test suite to 
detect even small extrinsic deviations in lifetime behavior. The 
test suite consists of a read limited Vddmin test, a low noise 
margin test (LNM, [10]) to detect cells with weak Static Noise 
Margin (SNM), a write limited Vddmin test, and a DRET test. 
The 90nm node Vddmin investigations at t=0 hours and over 
lifetime have been of great value during process development. 
For example, a “read disturb” failure mode, related to bits with 
a low noise margin, was found in this node. The separation of 
read limited (RdL), write limited (WrL) and LNM Vddmin 
bitmaps successfully localized gates with deviating Vt’s that 
occurred only once per million, supporting a fast solution in 
time for the process release. Analyses at t=0 hours revealed that 
extrinsic Vddmin bits at hot were mostly caused by LNM 
related and read limited bits, whereas at cold the extrinsic bits 
seemed to be mostly write limited. Lifetime analyses show that 
there were more fails at hot than at cold. The fails at hot are 
well known from literature [5,10], as LNM fails that shift 
toward higher Vddmin over lifetime. A fail at cold was caused 
by a write limited bit. Typically, the write operation improves 
over lifetime, shifting towards lower Vddmin, due to 
degradation of the PMOST (the pull-up transistor) by NBTI. 
But, if the (absolute) PMOST Vt is already extremely high at 
t=0 hours, a further increase in Vt will actually make the write 
operation more difficult, leading to an increased Vddmin. 
The foundry proposes a screening strategy based on the 
LNM test. The t=0 hours data in Fig. 9 suggest that at lower 
temperature the extrinsic Vddmin behavior can only be 
partially explained by SNM deviations. Samples with cells with 
a poor SNM, meaning a high LNM Vddmin (the points furthest 
to the right in Fig. 9), show an elevated read limited Vddmin 
but not necessarily a higher overall Vddmin. But at t=0 hours 
there are also read limited fails (circled RdL points in Fig. 9) 
that do not have a poor SNM, indicating a second limiting read 
mechanism. Also the observed write limited fail over lifetime 
indicates that SNM might not be a sufficiently complete model 
for extrinsic lifetime behavior and thus a screen based on the 
LNM test alone might be insufficient. Additional screens, 
based on read and write limited Vddmin behavior, may be 
necessary to reach low ppm. 
Next to the bit-cell stability (SNM), also the memory 
compiler will influence Vddmin outlier behavior. Note that not 
all SRAM compilers are placed on the vehicles used for 
extended mission profile qualifications. The Vddmin behavior 
over lifetime of the memory compilers, that are not on these 
vehicles, can be validated by comparing their Vddmin behavior 
at t=0 hours to the behavior of the qualified compilers at t=0 
hours. For this, the SRAM robustness for Vddmin behavior is 
expressed in the number of Vddmin outlier bits as a ratio to the 
total number of bits tested. This ratio is determined for all 
underlying tests (read limited, write limited, LNM). Vddmin 
outlier behavior on compilers with deviating ratios is 
investigated because it will impact yield and product ppm rate. 
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V. CONCLUDING REMARKS 
To bridge the gap between foundry process qualification 
and requirements from customers with an extended mission 
profile, for instance for automotive, a qualification strategy was 
developed. This paper illustrates that such an extended 
qualification strategy proves process capability and enables 
product capability. It results in: (1) sharper process corner 
definition, (2) sufficient supportive data for the used 
acceleration factors, (3) proof of process capability for 
extended mission profiles,  (4) guard band settings for 
production test programs, and (5) relevant screens and 
additional test suites that facilitate the release of low ppm 
automotive products.  
It is concluded that an extended process qualification and 
characterization strategy can validate release of a standard 
foundry process supporting safe launch of future automotive 
products. 
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